楼主: edazhiwang008
|
如何在PADS Layout(PowerPCB)中导入ECO后保证VIA不会丢失 |
发表于 2011-1-4 18:47:03
|
显示全部楼层
| ||
发表于 2011-1-4 19:50:39
|
显示全部楼层
| ||
发表于 2011-1-4 19:51:52
|
显示全部楼层
| ||
发表于 2011-1-4 19:54:33
|
显示全部楼层
| ||
Archiver|小黑屋|手机版|PCB设计论坛|EDA论坛|PCB论坛网 ( 沪ICP备05006956号-1 )
GMT+8, 2024-6-8 05:13 , Processed in 0.126690 second(s), 14 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.