PCB论坛网

 找回密码
 注册
查看: 794|回复: 0

XC95288XL单片机解密

[复制链接]
发表于 2014-3-24 15:12:51 | 显示全部楼层 |阅读模式
北京首矽致芯科技有限公司是一家专业从事芯片解密、IC解密、单片机解密、CPLD解密、芯片型号鉴定及单片机程序设计的高科技企业。能在短时间内顺利完成XC95288XL单片机解密电话:15313166209  QQ:1002668449

XC95288XL是3.3V CPLD针对高PERFOR-曼斯,低电压应用中领先的通信阳离子和计算系统.它是由16个54V18功能块,提供6400个可用门6 ns的传播延迟.

XC95288XL特性
  ·6 ns pin-to-pin logic delays
  ·System frequency up to 208 MHz
  ·288 macrocells with 6400 usable gates
  ·Available in small footprint packages
       - 144-pin TQFP (117 user I/O pins)
       - 208-pin PQFP (168 user I/O pins)
       - 256-pin BGA (192 user I/O pins)
       - 256-pin FBGA (192 user I/O pins)
       - 280-CSP (192 user I/O pins)
     - Pb-free available for all packages
  ·Optimized for high-performance 3.3V systems
     - Low power operation
     - 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V signals
     - 3.3V or 2.5V output capability
     - Advanced 0.35 micron feature size CMOS Fast FLASHTM technology
    ·Advanced system features
     - In-system programmable
     - Superior pin-locking and routability with Fast CONNECTTM II switch matrix
     - Extra wide 54-input Function Blocks
     - Up to 90 product-terms per macrocell with individual product-term allocation
     - Local clock inversion with three global and one product-term clocks
     - Individual output enable per output pin with local inversion
     - Input hysteresis on all user and boundary-scan pin inputs
     - Bus-hold circuitry on all user pin inputs
     - Full IEEE Standard 1149.1 boundary-scan (JTAG)

回复

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

Archiver|小黑屋|手机版|PCB设计论坛|EDA论坛|PCB论坛网 ( 沪ICP备05006956号-1 )

GMT+8, 2025-5-15 09:16 , Processed in 0.129737 second(s), 20 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表