PCB论坛网

 找回密码
 注册
查看: 911|回复: 2

[求助]网表更新问题

[复制链接]
头像被屏蔽
发表于 2004-3-9 15:46:04 | 显示全部楼层 |阅读模式
提示: 该帖被管理员或版主屏蔽
回复

使用道具 举报

 楼主| 发表于 2004-3-10 13:22:14 | 显示全部楼层
怎么没有人理我呢?在ALLEGRO中导入时,选择的文件是PSTXNET吗?
我导入后,提示VIEWLOG文件部分节选如下,请DX帮帮忙!
NODE_NAME        X1 82^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        '@9483A.SCHEMATIC1(SCH_1):I352093@9483A.CON96_1.NORMAL(CHIPS)':^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        'C18':;^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------NODE_NAME        X1 88^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        '@9483A.SCHEMATIC1(SCH_1):I352093@9483A.CON96_1.NORMAL(CHIPS)':^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        'C24':;^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------END.^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------
       
===========================================================Starting gate assignment.                                 Wed Mar 10 11:33:04 2004        Assigning gates of drawing E:\583A59483A\allegro\9483a.brd
Gates of differing rooms will not be assigned to the same component.
Gate assignment will use empty slots in existing components.
STEP I
STEP II
Finished with gate assignment.                                 Wed Mar 10 11:33:04 2004        ===========================================================
===========================================================End of NETLIST IN Syntax/Logic Check Wed Mar 10 11:33:04 2004                                Page                         98
Allegro NETLIST IN Log File===========================================================
===========================================================
Total Netlist Warnings =         1259.Total Netlist Errors                 =         0.
===========================================================
Total Combined Netlist and Device File Warnings =         1259.Total Combined Netlist and Device File Errors                 =         0.
===========================================================End of Allegro NETLIST IN Log===========================================================
回复 支持 反对

使用道具 举报

发表于 2004-3-18 09:07:44 | 显示全部楼层

可惜我也不会

回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

Archiver|小黑屋|手机版|PCB设计论坛|EDA论坛|PCB论坛网 ( 沪ICP备05006956号-1 )

GMT+8, 2025-5-15 19:25 , Processed in 0.129640 second(s), 20 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表